Multiple-channel CNTFET Structure
As shown in Figure 1 , the evaluated CNTFET was fabricated on a SiO 2 insulator on a highly resistive (10 kΩcm) Si substrate. Iron was deposited for a catalyst and was patterned by electron-beam lithography. Single-walled carbon nanotubes (SWCNTs) were grown from the catalyst islands by chemical vapor deposition. The average density of the SWCNTs was 5 per µm, as observed in the AFM analysis (Figure 1-d) . The gate oxide was 40-nm thick SiO 2 , which serves as a passivation layer to retain stable characteristics and suppress hysteresis of the CNTFET I-V curve. The top-gated structure was used to reduce parasitic capacitances. The gate consisted of two 20-µm wide fingers. Thus, approximately 200 SWCNT channels were constructed in the total 40-µm gate width. The drain and source electrodes were formed by evaporation of Au, and ohmic contacts were made with CNT channels.
De-Embedding Procedure
Using the multiple-channel structure decreases the output impedances of the devices more than those of the single-channel CNTFETs. Therefore, their output signals can be observed directly with the network analyzer. However, output impedances of CNTFETs are still higher than those of conventional RF transistors. This means that the output signal of the device is small and easily disturbed or masked by the parasitic elements. The drain, gate, and source electrodes of the CNTFET were connected with pads for RF probe contacts. The dimensions of the pad were 100 × 100 µm, and its layout is shown in Figure 2 -a. The areas of the pad and the connective wiring region are much larger than the transistor area (shown as DUT in Figure 2 -a), and this large area forms parasitic elements and causes large errors in CNT-FET S-parameters. Therefore, we applied the de-embedding procedure to effectively eliminate the parasitic error matrix, and only the S-parameters of the transistor were extracted using open-short-through standards on the substrate. This method is basically the same as that described in Vandamme et al. (8) and Temeijer et al. (9) . The equivalent circuit of the RF test-structure, including pads and CNTFETs, is shown in Figure 2 -b. In the figure, parasitic elements (Z 1 , Z 2 , Z 3 , G 1 , G 2 , G 3 ) are shown. Z 1 , Z 2 , Z 3 are parasitic impedances, and G 1 , G 2 , G 3 are parasitic admittances. To determine the parasitic elements, we made four standard patterns (Open, Short1, Short2, Through) that are the same as the CNTFET measurement patterns but without CNT channels ( Figure 3 ). The equivalent circuits of the four standard patterns are shown in Figure 4 . Each standard pattern contains a different combination of the parasitic elements, and so they can be determined by the measured S-parameters of the four standards. Let us transform the measured S-parameters (s ij : i, j = 1, 2) of the four standards to the Y-parameters and express them as 
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Thus the parasitic elements (Z 1 , Z 2 , Z 3 , G 1 , G 2 , G 3 ) can be expressed as follows:
Using the above parasitic elements (parasitic impedance and parasitic admittance), the deembedded matrix can be obtained by the following procedure. Let us transform the measured S-matrix (S meas ) into the Y-matrix and write it as Y meas . First, we subtract G 1 , G 2 from Y meas and obtain Y A as follows:
Transforming the obtained Y A to the Z-matrix (Z A ), we next subtract Z 1 , Z 2 , Z 3 from Z A and obtain Z B as follows:
Again, transforming the obtained Z B into the Y-matrix (Y B ), we subtract G 3 from Y B and obtain Y DUT as follows:
Y DUT is the final de-embedded Y-matrix of the DUT part.
Measurement Results

DC Characteristics
The DC characteristics of the multiple-channel CNTFET were measured with a semiconductor parameter analyzer (Agilent 4156C). Figure 5 -a shows the drain current ( Figure  5 -b. These characteristics are like p-type FETs but the drain current is not zero even when the gate voltage is small enough. This is due to the metallic carbon nanotubes. Because the metallic carbon nanotubes do not affect the high-frequency characteristics of the device, we did not perform a special removal process such as a burn out procedure. From the DC curve ( Figure  5 ), transconductance (
were obtained. The drain current of our multi-channel CNTFET is more than 200 times larger than that of single-channel CNTFETs. We observed hysteresis in the I-V curves; however, the width of the hysteresis is much smaller (∆V g < 1 V, ∆V d < 0.1 V) than that of non-passivated CNTFETs.
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RF Characteristics
Using RF probes (Cascade Microtech I40-GSG-125), we measured 2-port S-parameters of the device between 100 MHz and 20 GHz with the network analyzer (Agilent PNA N5230A). Standard SOLT-calibration was performed at the probe ends by using the calibration substrate. The measured S-parameters were de-embedded by the previously mentioned error removal procedure, and we obtained current gain (|h 21 | = |y 21 /y 11 |) from the de-embedded Y-parameters (Y DUT ) (Figure 6-a) . In this figure, the measured and de-embedded data are displayed. The de-embedded data was 15 dB larger than the measured data. The f T value was determined to be 10.3 GHz by obtaining the frequency when the current gain was unity (0 dB). Also, the unilateral power gain (U) was calculated from the de-embedded Y-parameters (Y DUT ) by the formula below and plotted as a function of frequency in Figure 6 -b.
The f max value was determined to be 3.5 GHz by obtaining the frequency when the unilateral power gain was unity (0 dB). 
Equivalent circuit model analysis
Using these relations and the DC measurement results, we calculated the intrinsic transconductance and drain conductance as is the capacitance between the gate electrode and CNTs. We assumed that C g−cnts = C g−cntd because of the symmetry of the device. According to Burke (1), C g−cnt consists of the electrostatic capacitance (C ES ) and the quantum capacitance (C Q ) and is given by C
Q . C Q is about 100 aF/µm. C ES is calculated from geometry (as shown in Figure 8 -a) and is given by C ES = 2πε r ε 0 / cosh −1 (2h/d). In our case, h = 40 nm and d = 1 nm, so C ES was estimated to be 42.5 aF/µm. Thus, C g−cnt (one CNT) was calculated to be 30 aF/µm, and taking into account the gate length of 0.2 µm and 200 CNT channels, we calculated C g−cnt = 1.2 fF (C g−cnts = C g−cntd = 0.6 fF). C gs and C gd , as shown in Figure 7 , are parasitic capacitances between the gate and source and the gate and drain. C gs + C gd can be approximated by the electrostatic capacitance between a coplanar stripline and ground planes on a dielectric (Figure 8-b) , like in Collin (12), as follows:
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where k = L/(L + 2L s ), and K is the complete elliptic integral of the first kind. Considering L = L s = 0.2 µm and W = 40 µm, we obtain C gs + C gd = 2.2 fF.
Once the equivalent circuit model is constructed like in Figure 7 , we can derive f T by calculating the H-parameters of the circuit (13) . f T is given as
where C g = C gs + C gd + C g−cnts + C g−cntd . Substituting the parameters into Equation (13), we obtain f T (model) = 10.6 GHz. This value is consistent with the experimental one: f T (experiment) = 10.3 GHz. Similarly, we can derive the expression of f max by calculating the unilateral power gain U (Equation (10)) from the Y-parameter of the equivalent circuit and solving the equation: U = 1. The following formula is the calculation result.
where C g and Ψ are defined as follows:
www.intechopen.com The above formula of f max is more complicated than the expression of f T (Equation (13)). Note that the expression of f max contains not only the parameters included in the expression of f T , but also the parameters R g and R i . R g is the gate resistance and can be estimated from the resistivity of the gate electrode material of aluminum. R g in our case is about 40 ohms. R i is equivalent to the channel resistance (R ch ) in the case of current transistors and can be expressed as R ch = α/g m . Here, α is a coefficient and has a value less than 0.2 (13). If we assume that α = 0.2 and use the g m of the CNTFET, we obtain R i ≈ 60. Using these values of R g , R i and the other parameters used for estimation of f T , we can estimate f max as f max | R i =60 =19.2GHz. This value is much larger than the experimental value: f max (experiment)=3.5 GHz. To clarify this discrepancy, we should consider the phenomenon peculiar to the CNT channels, and one consistent model was proposed as shown below. The diameter of the SWCNTs used for the multiple-channel CNTFET is about 1 nm, and Sparameter was measured under the condition that the gate electrode voltage is 5 V. This gate voltage is relatively high enough that the strong electric field exists at the vicinity of the CNTs. To estimate the electric field, we assume that the gate electrode and the CNT are an infinite conductive plane and an infinite length of conductive cylinder that is separate from the plane at the distance h and has a radius of r, as shown in the Figure 9 CNT is V, the potential at x is written as the expression below (14) :
Substituting V = −5 V, r = 0.5 nm, h = 40 nm (thickness of the gate oxide) to the above formula, and calculating the electric field E = −∂φ/∂x, the result are shown in the Figure  9 -b. The result shows that the electric field increases rapidly as the point is getting close to the CNT. The electric field at the CNT surface (x = 39.5nm) is 2.0 × 10 9 V/m. This means that the electric field is extremely strong at the vicinity of the CNT. In this condition, the tunneling current, Fowler-Nordheim(F-N) current, easily flows from the CNT into the gate oxide. This phenomenon is considered also in (15), and they describe that the current density of the F-N current is expressed as below: (17) and (18), we obtain R FN ≈ 75kΩ. Consequently, we can guess that the equivalent circuit between the gate electrode and CNT consists of the capacitance of the gate oxide and additional serial resistance(R FN ), as shown in Figure 10 . This adds R FN to R i in our equivalent circuit model of the CNTFET, so that we can write R i = R ch + R FN = 60 + 75k ≈ 75kΩ. Substituting this into Equation (14), we obtain f max (model)=3.4 GHz. This f max value is very near to the experimental value: f max (experiment)=3.5 GHz. From the above discussion, we get a guideline to improve the high-frequency characteristics of the CNTFET. To increase the f T , the parasitic capacitances (C gs + C gd ) and the resistances (R s + R d ) need to be reduced. If (C gs + C gd ) and (R s + R d ) are negligible, then Equation (13) becomes f T = g m /2πC g−cnt , and we obtain f T ≈ 460 GHz. The parasitic resistance R s (R d ) is the resistance of CNT extensional part between the source (drain) electrode and the channel. A candidate to decrease this resistance is doping (16) . To improve the value of f max , R g and R i (R FN ) should be decreased in addition to reducing the parasitic capacitances and resistances. Because R FN originates from the strong electric field near CNTs, as discussed above, we should develop a CNTFET that operates with low gate voltages.
Summary
This chapter described a method for accurately measuring and modeling the high-frequency characteristics of CNTFETs. To directly measure using a network analyzer, we developed a high-density multiple-channel CNTFET structure the output impedance of which is much lower than conventional single-channel CNTFETs. We also focused on accurately measuring S-parameters, e.g., we used a de-embedding procedure that removes existing errors in measured S-parameters of high-impedance devices. Consequently, we obtained a cut-off frequency ( f T ) of 10.3 GHz and a maximum oscillation frequency ( f max ) of 3.5 GHz. We also proposed an equivalent circuit RF model that includes the higher order parasitic resistances and capacitances that are neglected in the case of current RF transistors. The model, therefore, can explain the experimental results very accurately. The analysis also revealed that decreasing the parasitic capacitances of the electrodes and the resistances of the CNT extensions greatly improves the high-frequency performance of CNTFETs.
